Two Efficient Synchronous Û Asynchronous Converters Well-Suited for Network on Chip in GALS Architectures

نویسندگان

  • Abbas Sheibanyrad
  • Alain Greiner
چکیده

This paper presents two high-throughput, low-latency converters that can be used to convert synchronous communication protocol to asynchronous one and vice versa. These two hardware components have been designed to be used in Multi-Processor System on Chip respecting the GALS (Globally Asynchronous Locally Synchronous) paradigm and communicating by a fully asynchronous Network on Chip (NoC). The proposed architecture is rather generic, and allows the system designer to make various trade-off between latency and robustness, depending on the selected synchronizer. These converters have been physically implemented with the portable ALLIANCE CMOS standard cell library and the architecture has been evaluated by SPICE simulation for a 90nm CMOS fabrication process.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Power-Efficient communication in Network-on-Chip systems

Abstract This report discusses the power efficient communication in a Network-on-Chip (NoC) on a Globally-Asynchronous-Locally-Synchronous (GALS) system, stepping away from a fully synchronous design. The focus is on the communication window with the control and data signals, which are both examined for the possibility of minimizing power consumption. For the estimation of the power consumption...

متن کامل

Hybrid-Timing FIFOs to Use on Networks-on-Chip in GALS Architectures

This paper presents three high-throughput low-latency FIFOs that can be used as efficient and reliable interfaces between different domains in hybrid-timing systems. These three hardware components have been designed to be used in a Globally Asynchronous Locally Synchronous clusterized Multi-Processor System-on-Chip communicating by a Multi-Synchronous or by a fully Asynchronous Network-on-Chip...

متن کامل

Eliminating Nondeterminism to Enable Chip-Level Test of Globally-Asynchronous Locally-Synchronous SoC’s

Globally asynchronous locally synchronous (GALS) clocking applied to a system-on-a-chip (SoC) results in a design in which each core is a synchronous block (SB) of logic whose locally generated clock has an independent frequency and phase. Data is exchanged between cores using an asynchronous communication protocol. The nondeterministic synchronization strategies used by most GALS architectures...

متن کامل

A Generic and Extensible Spidergon NoC

The Globally Asynchronous Locally Synchronous Network on Chip (GALS NoC) is the most efficient solution that provides low latency transfers and power efficient System on Chip (SoC) interconnect. This study presents a GALS and generic NoC architecture based on a configurable router. This router integrates a sophisticated dynamic arbiter, the wormhole routing technique and can be configured in a ...

متن کامل

LP-GALS-C: A New Low-Power Globally Asynchronous Locally Synchronous Architecture for Symmetric-Key Cryptography

Internet security protocols are commonly used to provide secure connectivity over public insecure networks. Encrypting traffic, authentication and validating packets' integrity are all services provided by network security. These services implement symmetric-key cryptographic algorithms. Architectures that implement network security not only have to meet high computing demands, but they also ha...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2006